Select a day on the navigation bar, follow the embedded links, or
download the complete Advance Program.

Wednesday, September 12

Registration

7:00 a.m. - 5:00 p.m.

 

 

Plenary Session

8:30 a.m. - 12:30 p.m.

Opening Remarks:
   P.R. Mukund, General Conference Chair
Technical Program Overview:
   John Chickanosky, Technical Program Chair
Keynote Address:
   Hiro Hashimoto,President and CEO, NEC Electronics, Inc.
Plenary Presentations:
   Prof. Behzad Razavi, UCLA
   Peter Robinson, API NetWorks

Open Lunch

12:30 p.m. - 1:30 p.m.

 

 

Technical Sessions

1:30 p.m. - 4:50 p.m.

W1: LIGHT, SOUND & CYPHER

W3: WIRELESS APPLICATIONS

W2: HIGH PERFORMANCE &
         LOW POWER CIRCUITS
W4: SOC/IP VALIDATION I

Welcome Reception

4:50 p.m. - 5:30 p.m.

 

 

Panel Discussion

5:30 p.m. - 7:30 p.m.

“Solving the Validation Crisis”

 

Thursday, September 13

Registration

7:30 a.m. - 5:00 p.m.

 

 

Technical Sessions

8:30 a.m. - 12:35 p.m.

T1: WIRELESS
       COMMUNICATIONS
T3: CIRCUIT DESIGN &
       APPLICATIONS

T2: DIGITAL DESIGN
       METHODOLOGIES
T4: INTERCONNECT SOLUTIONS

Open Lunch

12:35 p.m. - 1:30 p.m.

 

 

Technical Sessions

1:30 p.m. - 5:15 p.m.

T5: PROGRAMMABLE SYSTEMS
       & APPLICATIONS
T7: SOC/IP VALIDATION II &
       TEST GENERATION

T6: LOW POWER MEMORY &
       CIRCUITS
T8: SYSTEM LEVEL DESIGN

 

4:40 p.m. - 6:00 p.m.

Poster Session

 

Conference Banquet

6:30 p.m. - 8:00 p.m.

Banquet Speech:
 
John Tanner, Tanner Research, Inc.

CONFERENCE-AT-A-GLANCE

Friday, September 14

Registration

8:00 a.m. - 3:30 p.m.

 

 

Technical Sessions

8:55 a.m. - 12:35 p.m.

F1: SOC APPLICATIONS
F3: COMMON SOC ISSUES

F2: SOC ARCHITECTURE
F4: REUSE &
       EMBEDDED PROCESSORS

Open Lunch

12:35 p.m. - 1:30 p.m.

 

 

Technical Sessions

1:30 p.m. - 2:50 p.m.

F5: PHYSICAL DESIGN,
       ALGORITHMS &
       SIMULATION

F6: ADC & SWITCHED CURRENT
       CIRCUITS

Saturday, September 15

Tutorial Workshops

8:00 a.m. - 12:00 p.m.

TW1: An Introduction to Bluetooth: Standard for Short-Range Wireless Networking

TW2: SoC Signal Integrity and Power Delivery Design Challenges and Solutions

Open Lunch

12:00 p.m. - 1:00 p.m.

 

 

Technical Sessions

1:00 p.m. - 5:00 p.m.

TW3: Low-Voltage Current-Mode Analog Circuit Structures and Applications

TW4: Low-noise Systems on Chip for 3G Wireless

Program